Fulltext

Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems

Karakonstantis, Georgios ; Mohapatra, Debabrata ; Roy, Kaushik

In: Journal of Signal Processing Systems, 2012, vol. 68, no. 3, p. 415-431

Ajouter à la liste personnelle
    Titre
    • Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems
    Auteur
    • Karakonstantis, Georgios. Electrical Engineering, Telecommunications Circuits Lab, Swiss Federal Institute of Technology (EPFL), 1015, Lausanne, Switzerland
    • Mohapatra, Debabrata. ECE School, Purdue University, 47907, West Lafayette, IN, USA
    • Roy, Kaushik. ECE School, Purdue University, 47907, West Lafayette, IN, USA
    Type de document
    • Postprint
    Langue
    • Anglais
    Publié dans
    • Journal of Signal Processing Systems, 2012, vol. 68, no. 3, p. 415-431. Springer US; http://www.springer-ny.com
    Autre version électronique
    Identifiant OAI-PMH
    • oai:doc.rero.ch:317510
    Summary
    In this paper, we propose a system level design approach considering voltage over-scaling (VOS) that achieves error resiliency using unequal error protection of different computation elements, while incurring minor quality degradation. Depending on user specifications and severity of process variations/channel noise, the degree of VOS in each block of the system is adaptively tuned to ensure minimum system power while providing "just-the-right” amount of quality and robustness. This is achieved, by taking into consideration block level interactions and ensuring that under any change of operating conditions, only the "less- crucial” computations, that contribute less to block/system output quality, are affected. The proposed approach applies unequal error protection to various blocks of a system-logic and memory-and spans multiple layers of design hierarchy-algorithm, architecture and circuit. The design methodology when applied to a multimedia sub-system shows large power benefits (up to 69% improvement in power consumption) at reasonable image quality while tolerating errors introduced due to VOS, process variations, and channel noise